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ABSTRACT
An architecture for real-time implementation of a sys-
tem for time-frequency (TF) signal analysis and time-
varying ¯ltering is proposed. It is based on the S-
method (SM) and its relationship with the Hartley
transform (HT). Hardware design, for a ¯xed-point
arithmetic, is well-structured and suitable for VLSI im-
plementation. It is simpler than the system based on
the short-time Fourier transform (STFT).
1 INTRODUCTION
Realizations of signal processing algorithms, including
TF analysis, admit both hardware and software imple-
mentation. Design of an e±cient hardware implementa-
tion is often necessary for real-time applications of de-
veloped algorithms. Hardware implementations of the
simplest tools for TF analysis, the STFT and its ener-
getic version - spectrogram, are widely known. However,
a serious drawback of these transformations is low con-
centration in TF plane, which may be inconvenient in
many applications. The quadratic time-frequency dis-
tributions (TFDs) play central role in overcoming this
problem [7]. The most prominent member of this class
of TFDs is the Wigner distribution (WD). Despite the
high resolution, it generates cross-terms in the case of
multicomponent signals, what limits its applicability. In
order to reduce the emphasized e®ects of interference,
the reduced interference TFDs are de¯ned [7]. One of
them is the SM, which is based on the uni¯ed de¯nition
of the STFT and the WD [17]. Recently, the SM has
been intensively used [8, 15]. Besides the reduction (or
complete elimination) of the cross-terms, the SM retains
high resolution of the WD. A hardware implementation
of the SM is proposed in [14]. It is based on the STFT
implementation. Each channel of the proposed imple-
mentation is made of two sub-channels, one for the real
part, and the other for the imaginary part of the STFT
transformation.
In this paper we develop an architecture suitable for
VLSI implementation of the SM based on the HT. The
HT is real transform and, for a real-valued signals im-
plementation, it can be more appropriate tool than the
STFT. Proposed architecture is then used for the real-
time time-varying ¯lter realization. A complete hard-
ware for the e±cient ASIC implementation of a system
for TF analysis and time-varying ¯ltering has been pre-
sented.
2 THEORETICAL BACKGROUND




P (i)STFT (n; k + i)STFT ¤(n; k ¡ i);
(1)
where STFT of the analyzed signal f(n) is de¯ned as:
STFT (n; k) =
N=2X
i=¡N=2+1
f(n + i)w(i)e¡j 2¼N ik; (2)
and WP = 2Ld + 1 is a width of the frequency
domain window P (i). By an appropriate selection
of the window P (i) width, the same concentration
as in the WD case can be achieved, avoiding the
presence of cross-terms [17, 20]. Knowing that the
STFT of the real analyzed signals is a complex trans-
form, STFT (n; k) = STFTRe(n; k) + jSTFTIm(n; k)
(STFTRe(n; k) and STFTIm(n; k) are the real and
imaginary part of STFT (n; k), respectively), in the case
of rectangular window P (i), (1) can be written as:








STFTIm(n; k + i)STFTIm(n; k ¡ i): (3)
Thus, each channel of the SM implementation based on
the STFT consists of two identical sub-channels, one
used for processing of STFTRe(n; k), and the other used
for processing of STFTIm(n; k) [14].
3 HARDWARE FOR THE S-METHOD IM-
PLEMENTATION BASED ON THE HT
When a signal is real-valued then one may use the HT
instead of the STFT, since the HT gives the real coef-
¯cients of the real analyzed signal. A discrete form of
the short-time HT is given by, [6, 10, 12]:











The relation between STFT (n; k) and HT (n; k) is:
HT (n; k) = Hp(n; k) + Hn(n; k)
= STFTRe(n; k) + STFTIm(n; k); (5)
where:
Hp(n; k) = [HT (n; k) + HT (n;¡k)]=2;
Hn(n; k) = [HT (n; k) ¡ HT (n;¡k)]=2: (6)
Here, the HT hardware implementation will be based
on a recursive algorithm, which can be easily derived in
the case of a rectangular window w(i), and represented
as:
HT (n; k) = F (n)(¡1)k + c(k)HT (n ¡ 1; k)
+s(k)HT (n ¡ 1;¡k); (7)
where HT (n;¡k) = HT (n;N ¡ k), c(k) = cos(2¼k=N);
s(k) = sin(2¼k=N), and F (n) = f(n + N=2) ¡ f(n ¡
N=2). It is more suitable for VLSI implementation than
the corresponding ones based on (4), since it reduces
hardware complexity, [11]. For any other window w(i)
type, the HT should be modi¯ed in the same manner as
the STFT [14, 21]. Based on (3) and (5)-(6), the SM
can be written in terms of the HT,




P (i)[HT (n; k + i)HT (n; k ¡ i)
+HT (n;¡k + i)HT (n;¡k ¡ i)]: (8)
Note that we can split SM(n; k) into two parts,
SM(n; k) = [SM+(n; k) + SM¡(n; k)]=2, where:




P (i)HT (n; k + i)HT (n; k ¡ i); (9)




P (i)HT (n;¡k + i)HT (n;¡k ¡ i): (10)
The total number of I II
Adders 2(Ld + 2) Ld + 4
Multipliers 2(Ld + 3) Ld + 3
Table 1: The total number of adders and multipliers in
the SM hardware implementation: I - the SM implemen-
tation based on STFT, and II - the SM implementation
based on HT
Knowing that HT (n;¡k) = HT (n;N ¡ k), follows
SM¡(n; k) = SM+(n;N ¡ k), and consequently,
SM(n; k) =
SM+(n; k) + SM+(n;N ¡ k)
2
: (11)
The hardware necessary for one channel implementa-
tion of the SM with the signal independent window P (i)
width, and Ld = 2 is presented in Fig.1, blocks 1-2. It
has been designed for a 16 bit ¯xed-point arithmetic.
The SM implementation based on the HT (block 2 in
Fig.1) needs only a half of the hardware used in the
SM realization based on the STFT, [14], since the HT
is always real, and SM¡(n; k) = SM+(n;N ¡ k) (i.e.,
SM¡(n; k) may be obtained from the (N ¡k)¡th chan-
nel). It is important to note that the HT realization
(block 1 in Fig.1) is simpler than the STFT realization,
since the STFT realization includes the realization of its
real and imaginary part separately, [14]. The SM(n; k)
value is an average of SM+(n; k) and SM+(n;N ¡ k),
(11). It is realized by a one bit shift to the right. The to-
tal number of multipliers and the total number of adders
is considerably smaller than it is necessary for real-time
implementation based on the STFT, Table 1. The mul-
tiplication operation results in two sign-bit and, assum-
ing Q15 format (15 fractional bit), the product must be
shifted left by one bit to obtain correct results. This
shifter is included as a part of multiplier. The through-
put of the system is N . The longest path is one that
connects the register storing HT (n¡1; k§Ld), through 2
multipliers and Ld+3 adders, with the output SM(n; k).
This path determines the fastest sampling rate. Ob-
serve that the SM implementation introduces only an
additional delay of Ld adders, compared to the spectro-
gram implementation. Thus, the fastest sampling rate
is essentially the same for both implementations.
Note that the hardware implementation of the signal-
dependent SM based on HT can be realized by pro-
ducing signals which will control the summation in
SM+(n; k) and SM¡(n; k). These signals should stop
the summation outside the auto-therm width, de¯ned
by the spectrogram, SPEC(n; k) = 12 [HT
2(n; k) +
HT 2(n;N ¡ k)], [21].
4 HARDWARE IMPLEMENTATION OF
THE TIME-VARYING FILTER
Time-varying ¯ltering is one of the challenging areas
where one can bene¯t from the TFDs. Time-varying
¯ltering of a nonstationary noisy signal x(n) = f(n) +
²(n); based on the WD, can be de¯ned, in discrete-time




LH(n; k)HTx(n; k); (12)
where LH(n; k) = EfWDfx(n; k)g=EfWDxx(n; k)g is
the ¯lters' region of support [13, 16, 18]. Note that
subscripts are introduced in order to denote the TFDs
of signal x(t) at the ¯lter's input, the TFDs of the ¯l-
tered signal f(t), or their cross-TFDs. Starting from
the properties of the SM, and its simple hardware re-
alization, it can be concluded that the introduction of
SM(n; k) in LH(n; k) de¯nition, in the case of multi-
component signal f(n), is an appropriate approximate
of EfWD(n; k)g, when only one noisy signal realization





Besides, the SM implementation includes, as a key in-
termediate step, the HT realization, which is included in
the time-varying ¯ltering de¯nition (12), as well. Thus,
the HT realization is used in both: the LH(n; k) deter-
mination and the ¯lter implementation, Fig.1.
Consider a wide class of FM signals f(n), highly con-
centrated in TF plane (in a tiny region D of the TF
plane), corrupted with a white noise ²(n), widely spread
in the TF plane. Now, in the hardware realization of the
k ¡ th channel, LH(n; k) can be determined by compar-
ing the SM value with the spectral °oor R [19]. In that
way we produce the control signals ck, as:
ck =
½
1; for SMxx(n; k) ¸ R
0; for SMxx(n; k) < R;
(14)
that determine which component of HT (n; k) will be
forwarded to the output. With a control signal ck = 1,
all components HT (n; k), k = 0; 1; :::N ¡1, are summed
mutually. For a small values of R, ¯lters' region of sup-
port tends to the region D, whereas for greater values
of R, ¯lters' region of support tends to the instanta-
neous frequency of the analyzed signal. In the ¯rst
case, the distortion in the original signal would be over-
came, while in the other case the maximal reduction of
the noise in°uence to the ¯ltered signals is performed.
Block scheme of the time-varying ¯lter hardware real-
ization is presented in Fig.1.a), while the complete hard-
ware for the time-varying ¯lter implementation is pre-
sented in Fig.1.b) (blocks 1-3). The additions may be
performed by adding the adjacent components in the
¯rst step, then the adjacent sums in the next step, and
so on. That scheme corresponds to the butter°ies in the
FFT algorithms. Namely, each component HT (n; k),
k = 0; 1; :::N ¡ 1, with a control signal ck = 1, passes
through log2 N adders to the output of the system.
Here, we will not present numerical illustration.. For
the examples we refer the readers to the papers where
the theoretical approach for the methods used in this
paper is given, [8, 14, 15, 18, 20]. Also, more details on
appropriate register length design are presented in [9].
5 CONCLUSION
An HT based system for TF analysis is proposed. It
has considerably simpler hardware implementation than
the system based on the STFT. A slight extension in
hardware has been proposed for the time-varying ¯lter
realization.
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